

Readout Architectures

P. Fischer, Heidelberg University

Silicon Detectors - Readout Architectures

 \odot P. Fischer, ziti, Uni Heidelberg, page 1

Pixel Readout for HEP (here: LHC)

- Requirements
 - Event rate = 40 MHz
 - Not all events are read out: Store them on chip until a *trigger* signal picks (few) events
 - Trigger fraction ~ 1%
 - Trigger latency = 100 Events (ATLAS) ... 160 (CMS)
 - Allow several consecutive triggers
 (→ readout of a triggered event is not completed)
 - Reduce hit losses from
 - Busy pixels
 - Buffer full conditions
 - ...
 - Reduce Power
 - Pixel size = 50 x 400 μm² (1st generation ATLAS, now 250 (?)) / 150 x 100 μm² (1st gen. CMS)



DETAIL EXAMPLE: ATLAS PIXEL

Pixel Analog Part





Preamplifier Pulse Shapes with Linear Discharge



Different injected charges

Different feedback currents

Ch2

Very small

shaping loss

200 mV/div, 200ns/div

200mVV M 200ns Ch4 /

(Measured on FED test chip with internal chopper, no sensor)

m

400mV

Pixel Layout (FEI – 1)

- 0.25 µm technology
- Analogue part occupies 50 × 90 µm²
- The rest (pixel is 50 × 400 µm²) is for readout



Noise vs. Capacitive Load

Measure hit probability for increasing input charges



© P. Fischer, ziti, Uni Heidelberg, page 7

ToT Measurement (FEI-4)

3-4 Bit resolution – Enough for monitoring & some hit position interpolation



Data Readout

4 simultaneous tasks are running permanently:

- A time stamp (7bit Gray Code) is distributed to all pixels
- When a pixel is hit, the time of rising and trailing edges are stored in the pixel
- The hit is flagged to the periphery with a fast asynchronous scan
- Time information and pixel number are written into a buffer pool (common to a column pair)
- The hit in the pixel is cleared
- If a trigger arrives, the time of the hit (leading edge data) is compared to the time for hits associated to this trigger. Valid hits are flagged, older hits are deleted.
- The trigger is queued in a FIFO
- All valid hits of a trigger are sent out serially. All triggers in the FIFO are processed.



Layout of FED chip (bottom left)



Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 10

(Early) ATLAS Front End Chip

- Chip size: 7.4mm x 11mm
- Pixels: 18 x 160 = 2880
- Pixel size: 50µm x 400µm
- Operates at 40 MHz
- Zero suppression in every pixel
- Data is buffered until trigger arrives
- Serial control and readout LVDS IO
- Analog part with
 - 40 μ W power dissipation / Pixel
 - ~200 e noise
 - Amplitude measured via pulse width





- Latest Chip generation uses
 - 130 nm technology
 - Much larger chip (~2 cm²)

D C		FE-I3	FE-I4
CO	Pixel Size	$50 \times 400 \mu m^2$	$50 \times 250 \mu m^2$
	Pixel Array	18 imes 160	80×336
	Chip Size	$7.6 \times 10.8 mm^2$	$20.0 \times 18.6 mm^2$
	Active Fraction	74%	89%
	Analog Current	16μA/pixel	$10\mu A$ /pixel
	Digital Current	10μA/pixel	$10\mu A$ /pixel
	Analog Supply Voltage	1.6V	1.5V
	Digital Supply Voltage	2.0V	1.2V
100	Data Rate	40Mb/s	160Mb/s





FEI-4 Frontend

 Contains a leakage compensation circuit & constant current discharge in feedback of preamplifier



Other Electronic Components of the Pixel System



- The Module Controller (MCC)
 - Collects data from all FEI chips
 - When data for one event is complete, send full event to DAQ
 - Receives trigger 6 slow control information from DAQ & passes it to FEI chips



MCC Details: Event building & Control

- Decode data/command signal (from DORIC)
 - configuration data
 - ,slow' commands
 - ,fast' commands (trigger, SYNC, ...)
- Generate control signals for FE chips
- Receive serial data from 16 FE chips, accumulate data in FIFOs
- Check consistency of event (,score board')
- Build complete module event
- Send event to DAQ (via VDC)
- Error handling, fault conditions (disable defective FE chips, ...)





OTHER HEP / LHC PIXEL READOUTS

DELPHI Experiment (@ LEP)

- One of the first pixel detectors in 3µm technology
- Hits are stored, readout via column/row scan



Fig. 3.35. The readout architecture of the DELPHI pixel chip

Omega Experiment (Early version): Timer

- Hit starts a 'one shot' (= timer) which elapses after Latency
 - Two timer versions are shown

ruprecht-karls-UNIVERSITÄT

HEIDELBERG

- Trigger at that moment starts a readout
- Double buffer eliminates dead time



Fig. 3.36. Readout using timers in the pixel (a). The timers can be implemented as chains of current deprived inverters (b) or by using an external time stamp in a purely digital solution (c)



Simple architecture for 'coarse' 0.8µm technology



Fig. 3.37. The "conveyor belt" architecture uses a digital shift register to transport the ID of a hit pixel to the bottom of the column where it arrives after exactly ID clocks pulses. The trigger coincidence is performed after (latency-ID) further clock pulses in buffers at the bottom of the chip

Early ATLAS

CMS 'Column Drain'



Fig. 3.39. The Column Drain Readout transfers the amplitude and address of hits to buffers in the EoC which are associated to a single digital buffer holding the time stamp of the event



Fermilab FPIX

Pixels are associated to a time stamp (4 possible)



Fig. 3.40. The FPIX chip family uses several simple readout controllers in the end of the column part. All hits within a column occurring at the same bunch crossing are associated to one of the four available controllers where the time stamp is stored



MORE PIXEL DETECTORS

Challenges for Pixel Readouts

- Small available size
 - (less of a problem with modern technologies)
- Limited Power
 - 10-50µW per pixel in continuous mode
 - Influences a lot the cooling infrastructure
- Crosstalk
 - Analogue and digital part close together
 - Pixels often flipped
- Low noise hit rate (→ noise, threshold dispersion)
- Power & signal distribution
 - Access often only from one side to allow module construction
- Large Chips
 - reduce dead space between pixels
 - High prototyping cost (~ chip area)
- Bumping



- Analog Storage & Sequential Readout
 - + Amplitude available, Simple → small pixels, low digital noise
 - → Good Resolution by Interpolation, Energy information
 - -Slow
 - -Requires Trigger (can use 'rolling shutter' mode)
- Counting
 - + Fast, No Trigger required
 - -Complex, mixed analogue / digital, large pixels
- Burst Storage Analogue / Digital (XFEL)
 - +Fast
 - -Larger pixels, complex
 - Special purpose
- Triggered (for instance LHC architectures)
 - -Complex
 - Special Purpose



Example: From ATLAS to Counting Pixel

Atlas Front-End Prototyp ,Beer & Pastis'

433,4 µm



Pad Amplifier Discriminator

Control, Trim

Shift Register Readout



Technology: AMS 0.8µ CMOS

Counter Detail

 Linear Feedback Shift Register: 			
 Simple, compact, includes readout 			
 Requires lookup table for decoding 			
From previous pixel X NOR 1 2 3 4 D Q D			
To next	pi>		
CLK v			

xel

Module with several chips

- Gap between chip is 'filled' with larger pixel
 - Strongly reduced resolution: larger pixels AND larger noise!



Special: Energy Window with 2 Thresholds

- Idea: Spectrum changes shape after different materials
- Estimate spectrum by counting low / high Energy X-rays.



Implementation: MPEC 1.D

- Two Thresholds, two counters
- For prototype: Merge two pixels in MPEC 1.1





MPEC 1.D – Two Thresholds

Thresholds must be well defined: Need good 'trim'



Pixel Layout (MPEC 2.x)

Here: Square Pixel with large (convenient) bump pad



Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 32

Pixel Readout for XFEL

RUPRECHT-KARLS-UNIVERSITÄT HEIDELBERG



Silicon Detectors - Readout Architectures

What is Special?

- Very low noise
- Dynamic range of > 10⁴
- 5 MHz \leftrightarrow 150Gbps (4096 pix, 8Bit) \rightarrow local storage
- Store many words
- Read during 100 ms gap
- Bunch of 0.6 ms, 100 ms gap \rightarrow Power cycling
- Low Energy X-rays, 450 μ m sensor \rightarrow no TID problem on chip

- \rightarrow DEPFET, trapezoidal filter
- \rightarrow special shape of internal gate
- \rightarrow digital storage \rightarrow ADC required
- \rightarrow 200 Mbps per chip \bigcirc
- RAM Pix AMP Filter ADC

Pixel Circuit Details



FE Alternatives:

- Source Follower Readout with U → I Converter (top)
- Current Readout (bottom)



STRIP DETECTORS

Readout Concepts for Strip Detectors

- Sample & Hold' + Analogue Readout
 - Amplitude available, Simple
 - + small chip
 - + small digital noise
 - + good resolution by Interpolation, Energy information
 - Slow
 - Requires (normally) Trigger (can use 'rolling shutter' mode)
- Analogue Ring Buffer & Trigger & Readout
 - Commonly used
- Counting
 - Special Applications (Mythen @ SLS @ PSI for Synchrotron radiation)
- Self Triggered
 - Coming up

- Developed for CMS by IC London and RAL (UK)
- 0.25 µm CMOS process (>100 MRad tolerant)
- 128 channels
- 50 ns shaping time: slower than needed to reduce noise. Recover pulse information by 'deconvolution' in 'APSP'
- Noise: 250 e + 36 e/pF
- analog pipeline ('ring buffer') to store pulse samples.
 Read out several samples along shaping curve



APV Circuit Detail: Preamplifier / Shaper



Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 39



- 3 samples around peak are passed to 'pulse processor'
- Reading out all pulses takes long (5µs). Therefore, new triggers must be accepted before readout is done. Up to 32 triggers can be accepted. Needed storage cells are flagged and not overwritten by later events!

- LHC has a bunch repetition of 25 ns, but APV has a shaping (peaking) time of 50 ns to save power / reduce noise
- In order to find out to which bunch crossing this pulse belongs, it is possible to derive the (delta) input pulse to the amplifier by 'deconvolution'
 - (the output of the shaper is the input signal folded / convolved with the impulse response of the system)
- This can be achieved (in the case of a CR-RC shaper) by adding 3 samples with different weights:

 $d_k = w_3 p_{k-2} + w_2 p_{k-1} + w_1 p_k \quad .$

 The right circuit stores the voltages p_k on (scaled feedback) capacitors and adds them in the last step



 \bullet $W_{\rm 2}$ is negative so that the middle cap must be flipped

Self Triggered Strips : XYTER

- Hits are detected automatically
- Need a 'time stamp' to associate them to correct events
- Want analogue Amplitude



XYTER Analogue Front End



Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 43

Self Triggered Strips with ADC (CBM TRD)



Silicon Detectors - Readout Architectures



RADIATION DAMAGE IN ELECTRONICS

- Chips are often traversed by particles
 - → this '*irradiation*' can be **very** high
- Three types of effects:
 - 1.Permanent damage of crystal by nuclear reactions Mainly caused by heavy particles.
 - Damage depends on particle type and energy.
 - Damage can be well scaled 'NIEL hypothesis' to a reference of 1MeV neutrons
 - Particle flux for non-ionizong energy loss (NIEL) given in **'neutron equivalents**'
 - 2.Permanent generation of e-h pairs: 'Total lonizing Dose' (TID, given in Gray = Gy = J/kg or rad = 0.01 Gy) Leads to upcharging of isolators \rightarrow high fields, threshold shifts
 - *3.Transient* local deposition of large charges: **'Single Event** Effects'

Damage at LHC

- Numbers for LHC inner layers
 - TID: 50-100 Mrad = 0.5-1 MGy
 - NIEL: 3×10¹⁵ neutrons '1MeV equivalent' / cm²



- For comparison:
 - Space experiments ~ 100krad.
 - Commercial devices ~ 10krad.

Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 47



- Bulk damage as a function of particle energy & type (in silicon!):
 - Example: 24 GeV protons cause ~1.7 x less damage than 1MeV neutrons



- NIEL is mostly relevant for sensor (change of bulk doping, type inversion, leakage current, trapping / carrier lifetime),
- Is NOT relevant for (MOS) electronics (but for bipolars)

2. Total Ionizing Dose (TID)

- Ionizing radiation creates electron-hole pairs in isolators. Electrons can drift away, holes are stuck ('low' mobility) or are trapped at interface (cannot 'escape' the isolator)
- Oxides become positively charged
- Consequences:
- 1. At GATE oxide:
 - Threshold voltage shift
 - decreasing for NMOS cannot be turned
 - increasing for PMOS low current
- 2. At other 'field oxides':
 - creation of parasitic NMOS²
 - leakage 'around' NMOS 4





TID: Solutions

- Two possible Solutions:
- 1. use specialized 'radiation hard' technology (DMILL, Honeywell), which provide technologies for military & space applications and offer them for the 'public'
 - We have done a full FE chip (2 submissions) in DMILL. We have dropped this technology mainly because of the extremely poor yield.
 - vendors die out
- 2. Use a technology with very thin gate oxides
 - ('deep-submicron technology' = DSM, Lgate $\leq \frac{1}{4}\mu m$) and design with special layout rules.
 - 'hardening by design'
 - This create 'radiation tolerant' chips ATLAS chips operational up to 100 Mrad, as required...

Reduction of Threshold Voltage Shift

- When gate oxides become very thin, the holes can escape the isolator by tunneling (as well as the electrons)
 - Upcharging & threshold voltage shift is reduced
- This has already been observed / predicted 1976!
- Conclusion: Problem disappears for technology < 250 nm!</p>



Remedies for Field Oxide Leakage

- Enclosed NMOS (other shapes are possible!)
- Guard rings between NMOS with drains on different potential
- Special FF design / redundancy / voting / hamming... for SEU / SET
- Consequences:
 - need special extraction files
 - larger area (x4 for digital designs)
 - larger caps -> often more power in digital (x4)
 - Hard to make good NMOS current source (large L no possible)
 - Hard to make good NMOS switches (very asymmetric & large caps)









Typical MOS Layouts

 CAD Tools have problems to extract these 'annular' or 'enclosed' devices...



© P. Fischer, ziti, Uni Heidelberg, page 53

Example: radhard MUX2->1





Radhard vs. Normal Layout

We want to compare both types.

Therefore made cells with equal transistor / layout size:





Layout comparison: $0.8\mu m \Leftrightarrow annular 0.25\mu m$



We got a x 6 gain the density (full custom digital) with much less layout effort

Silicon Detectors - Readout Architectures

© P. Fischer, ziti, Uni Heidelberg, page 56

Example: 8 bit DAC 0.8µm ⇔ annular 0.25µm



3. Single Event effects

- Large local charge deposition can lead to
 - SET: single event transient = spike on signal
 - SEU: single event upset = bit flip
 - SEGR: single event gate rupture (really?)
- Most relevant: SEU.
- Protection of Bits:
 - Protect cells
 - Add redundancy
- Protected storage cells:
 - Large capacitance
 - DICE cell

• ...



enable

SEU tolerant design

- The 'Dual interlock storage cell' (DICE) cell is a clever latch which needs simultaneous writing to two nodes in order to flip.
- Devices: 8 NMOS, 4 PMOS (no reset)
- Note that redundant nodes must be separated in layout!



(Calin, Nicolaidis, Velazco, IEEE Trans. Nucl. Sci., Vol.43, No.6, 1996)

Adding Redundancy to protect stored bits

- Most simple: Triple Mode Redundancy & Voter
 - A flip in one latch has no effect on voter output
 - It can be detectred and corrected for !



Drawback: Large Overhead

RUPRECHT-KARLS-UNIVERSITÄT

HEIDELBERG

- Better: Use larger words & Hamming protection
 - For d data bits and p protection bits, must satisfy d+p+1 ≤ 2^p to detect an error. One extra bit allows to *correct* for the error
 - For instance for d = 8 data bits, need p = 4 protection bits to detect: $d + p + 1 = 8 + 4 + 1 = 13 < 16 = 2^4 = 2^p$
 - Note that the protection bits are protected themselves as well!

Radiation Hardness of the FEI-1 chip

Radiation hardness studies

- Irradiations have been performed at LBNL (88" Cyclotron) and at CERN PS
- Dose was up to 50/60 Mrad (This is expected after 10 years of LHC operation)
- The bare chips were operated during irradiation
- Chips are still fully functional after this dose
- Some (preliminary) results:



Threshold dispersion on tuned chip increases (chip can be re-tuned)

This radiation-induced Mismatch needs to be understood!