



Exercise: The MOS Transistor


Prof. Dr. P. Fischer

Lehrstuhl für Schaltungstechnik und Simulation
Uni Heidelberg



Exercise 1: Simple MOS (Level 1 model)

- We want to simulate a MOS with a very simple model (as the formula shown in the lecture)
- Create a schematic which allows you to set V_G and V_D of a MOS:
- Use 'nmos4' from 'analogLib'
- Attach the model 'nmossimple' (see diode exercise. Add path!)



- Use the following model:


```
.model nmossimple nmos level=1
+ cox=1e-3 kp=100e-6 lambda=0.1 tox=10e-9 gamma=0.5
vto=0.5
```

- Plot

- I_D for $V_G=0..2$ V with $V_D=2$ V (Transfer characteristic)
- $\sqrt{I_D}$ for $V_G=0..2$ V with $V_D=2$ V (Sqrt of transfer characteristic)
- I_D for $V_D=0..2$ V with $V_G=1$ V (Output characteristic)



Solution 1




Transfer (linear y scale)

- Current at $V_G = 1.5V$ is


$$I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$$

$$= 50 \times 1 \times (1 + 0.1 \times 2) \mu A$$

$$= 50 \times 1.2 \mu A = 60 \mu A$$



Sqrt(..) plot shows exact quadratic behaviour ('level 1 model')



Output Char. shows Early effect

- Current at kink is

$$I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$$

$$= 50 \times 0.5^2 \times (1 + 0.1 \times 0.5) \mu A$$

$$= 12.5 \times (1.05) \mu A$$




Exercise 2: Output Resistance


- Sweep I_D for $V_D=0..2$ V with $V_G=1V, 1.5V, 2V$
- What are the slopes at high drain voltages ?
- Do they correspond to what you expect ?



Solution 2



- Saturation point increases
- Current increases



- $I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$
- $di_D/dV_D = \lambda K/2 (V_G - V_T)^2$
 $= 0.1 \times 50 \times (0.5/1/1.5)^2$
 $= 5 \times (0.25/1/2.25)$
 $= 1.25/5/11.25 \text{ S}$
as simulated!




Exercise 3: A real MOS

- Now use the model 'nmos' provided in the file **MOSLib.lib** on the course web site (this MOS should be operated below 2V)
- Compare the transfer curves of a 'nmossimple' and 'nmos'
 - Are they both exactly quadratic?
 - What happens at low gate voltages (below threshold)?
Do a logarithmic plot!



Solution 3:



- Real MOS is not quadratic
 - Velocity saturation at high Gate voltages
 - Current > 0 in weak inversion (below threshold)




Exercise 4: Sizing the MOS


- Set the properties W and L of both types of MOS to WL
- Compare the output characteristics for $W,L=1\mu$ and $W,L=10\mu$ for both MOS
 - Is there a change in output resistance if you change the geometry?



Solution 4:



- For the real MOS, the output resistance increases, when L is increased



- For the 'nmossimple', there is NO difference (both curves are the same). This model is clearly too simplistic!




Exercise 5: PMOS

- Simulate transfer and output characteristic for a PMOS
 - Note that the source of the transistor is now ,on top‘
 - Gate and drain must be negative with respect to source
- Simulate in parallel a NMOS of the same size.
 - Plot the drain current of NMOS and PMOS simultaneously.
 - How big is the difference?
 - Does that fit the model?



Solution 5

- Here for simple models:




- Ratio is exactly 3, the ratio of the k_p parameters



Exercise 6: Do Formulae match ?

- A MOS with width W and length L is cut in two devices with lengths αL and $(1-\alpha)L$:



- The series connection must behave as the single device!
- Assume a large V_D . In which regimes do the 2 MOS operate (lin. / sat.?). Write down the formulae for I_{D1} and I_{D2}
- The currents must be equal. Find α . Then find I_{D1} ($=I_{D2}$)
- Is this the current of the single MOS?
- How large is V_1 for $\alpha=5/9$?



Solution 6:

$$\text{In[63]:= } I_{Lin}[V_{gs_}, V_{ds_}] = (V_{gs} - V_t) V_{ds} - \frac{1}{2} V_{ds}^2;$$

$$I_{Sat}[V_{gs_}, V_{ds_}] = \frac{1}{2} (V_{gs} - V_t)^2;$$

$$\text{In[91]:= } EQ1 = \frac{W}{\alpha L} I_{Lin}[V_G, V_1] = \frac{W}{(1-\alpha)L} I_{Sat}[V_G - V_1, V_D - V_1] // \text{Simplify}$$

$$\text{Out[91]:= } \frac{W (V_1^2 - 2 V_1 (V_G - V_t) + (V_G - V_t)^2 \alpha)}{L (-1 + \alpha) \alpha} = 0$$

$$\text{In[67]:= } \alpha_{sol} = \alpha /. \text{First@Solve}[EQ1, \alpha] (* \text{find } \alpha *)$$

$$\text{Out[67]:= } \frac{-V_1^2 + 2 V_1 V_G - 2 V_1 V_t}{(V_G - V_t)^2} \quad (\text{find } \alpha \text{ for a given } V_1!)$$

$$\text{In[69]:= } I_2 = \frac{W}{\alpha L} I_{Lin}[V_G, V_1] /. \alpha \rightarrow \alpha_{sol} // \text{Simplify} (* \text{Find current} *)$$

$$\text{Out[69]:= } \frac{(V_G - V_t)^2 W}{2 L}$$

$$\text{In[71]:= } I_2 == \frac{W}{L} I_{Sat}[V_G, V_D] // \text{Simplify} (* \text{Compare to single MOS} *)$$

$$\text{Out[71]:= } \text{True}$$

$$\text{In[72]:= } \$Assumptions = V_G > V_t;$$

$$\text{In[73]:= } V_{1sol} = V_1 /. \text{First@Solve}[EQ1, V_1] // \text{Simplify}$$

$$\text{Out[73]:= } -(V_G - V_t) (-1 + \sqrt{1 - \alpha})$$

$$\text{In[74]:= } V_{1sol} /. \alpha \rightarrow 5/9$$

$$\text{Out[74]:= } \frac{V_G - V_t}{3}$$

- These expressions do not yet contain W/L
- We set K=1 for simplicity

- Lower MOS is in linear region, drain voltage is V1
- Upper MOS is in saturation. Vgs and Vds are relative to VS, in this case V1!

Great: everything is consistent



Solution 6 – remark:

- This is also consistent, if both are in linear region:

Both in linear regime:

$$\text{In[12]:= EQ1} = \frac{W}{\alpha L} \text{ILin[VG, V1]} \equiv \frac{W}{(1-\alpha)L} \text{ILin[VG - V1, VD - V1]} // \text{FullSimplify}$$

$$\text{Out[12]=} \frac{V1 (V1 - 2 VG + 2 Vt) W - VD (VD - 2 VG + 2 Vt) W \alpha}{L (-1 + \alpha) \alpha} == 0$$

$$\text{In[13]:=} \alpha\text{sol} = \alpha /. \text{First@Solve[EQ1, } \alpha] (* \text{ find } \alpha *)$$

$$\text{Out[13]=} -\frac{V1 (V1 - 2 VG + 2 Vt)}{VD (-VD + 2 VG - 2 Vt)}$$

$$\text{In[14]:=} I2 = \frac{W}{\alpha L} \text{ILin[VG, V1]} /. \alpha \rightarrow \alpha\text{sol} // \text{Simplify} (* \text{ Find current} *)$$

$$\text{Out[14]=} -\frac{VD (VD - 2 VG + 2 Vt) W}{2 L}$$

$$\text{In[15]:=} I2 \equiv \frac{W}{L} \text{ILin[VG, VD]} // \text{Simplify} (* \text{ Compare to single MOS} *)$$

$$\text{Out[15]= True}$$